


BUS TIMING (See Notes 1 and 2)

Ident. Number	Characteristics	Symbol	MC6803E		MC6803E-1		Unit
			Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	2.0	0.8	2.0	μs
2	Pulse Width, E Low	PW_{EL}	430	1000	360	1000	ns
3	Pulse Width, E High	PW_{EH}	450	1000	360	1000	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	ns
9	Non Muxed Address Hold Time	t_{AH}	20	—	20	—	ns
11	Address Delay From E Low	t_{AD}	—	260	—	220	ns
17	Read Data Setup Time	t_{DSR}	80	—	70	—	ns
18	Read Data Hold Time	t_{DHR}	10	—	10	—	ns
19	Write Data Delay Time	t_{DDW}	—	225	—	200	ns
21	Write Data Hold Time	t_{DHW}	20	—	20	—	ns
23	Muxed Address Delay from AS	t_{ADM}	—	90	—	70	ns
25	Muxed Address Hold Time	t_{AHL}	20	—	20	—	ns
26	Delay Time E to AS Rise	t_{ASD}	100	—	80	—	ns
27	Pulse Width, AS High	PW_{ASH}	220	—	170	—	ns
28	Delay Time AS to E Rise	t_{ASED}	100	—	80	—	ns
29	Usable Access Time (See Note 4)	t_{ACC}	635	—	485	—	ns
	Enable Rise Time Extended	t_{ERE}	—	80	—	80	ns
	Processor Control Setup Time	t_{PCS}	200	—	200	—	ns
	Processor Control Hold Time	t_{PCH}	20	40	20	40	ns
	Bus Available Delay Time from Enable Low	t_{BA}	0	300	0	300	ns
	HALT Rise and Fall Time	t_{PCr}, t_{PCr}	0	100	0	100	ns

FIGURE 5 — BUS TIMING DIAGRAM



NOTES:

1. Voltage levels shown are $V_L \leq 0.5 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. Address valid on the occurrence of the latter of 11 or 23.
4. Usable access time is computed by smaller of $1 - (4 + 11 + 17)$ or $1 - (4 + 17 + 23 + 26)$.



MOTOROLA Semiconductor Products Inc.