


FIGURE 18 — BLOCK DIAGRAM OF PROGRAMMABLE TIMER



contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTERS (\$08)

The timer control and status register (TCSR) is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. The three most significant bits provide the timer status and indicate if:

1. a proper level transition has been detected,
2. a match has occurred between the free-running counter and the output compare register, and
3. the free-running counter has overflowed.

Each of the three events can generate an $\overline{\text{IRQ2}}$ interrupt and is controlled by an individual enable bit in the TCSR.

TIMER CONTROL AND STATUS REGISTER (TCSR)

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCl	ETOI	IEDG	OLVL	\$08

Bit 0 Output Level (OLVL) — OLVL is clocked to the output level register by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set. OLVL is cleared during reset.

Bit 1 Input Edge (IEDG) — IEDG is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register:

IEDG = 0 transfer on a negative edge
IEDG = 1 transfer on a positive edge

Bit 2 Enable Timer Overflow Interrupt (ETOI) — When set, an $\overline{\text{IRQ2}}$ interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset.

Bit 3 Enable Output Compare Interrupt (EOCl) — When set, an $\overline{\text{IRQ2}}$ interrupt will be generated when output compare flag is set; when clear, the interrupt is inhibited. EOCl is cleared during reset.

Bit 4 Enable Input Capture Interrupt (EICI) — When set, an $\overline{\text{IRQ2}}$ interrupt will be generated when input capture flag is set; when clear, the interrupt is inhibited. EICI is cleared during reset.

Bit 5 Timer Overflow Flag (TOF) — The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading TCSR (with TOF set) then reading the counter high byte (\$09), or during reset.

Bit 6 Output Compare Flag (OCF) — OCF is set when the output compare register matches the free-running counter. OCF is cleared by reading the TCSR (with OCF set) and then writing to output compare register (\$0B or \$0C), or during reset.

