






TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

Accumulator and Memory Operations	MNE	Immed			Direct			Index			Extend			Inher			Boolean Expression	Condition Codes					
		Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#		H	I	N	Z	V	C
Shift Left Dbl	ASLD													05	3	1		●	●				
Shift Right, Arithmetic	ASR							67	6	2	77	6	3					●	●				
	ASRA													47	2	1		●	●				
	ASRB													57	2	1		●	●				
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3				A · M	●	●			R	●
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B · M	●	●			R	●
Compare Acmltrs	CBA													11	2	1	A - B	●	●				
Clear	CLR							6F	6	2	7F	6	3				00 → M	●	●	R	S	R	R
	CLRA													4F	2	1	00 → A	●	●	R	S	R	R
	CLRB													5F	2	1	00 → B	●	●	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3				A - M	●	●				
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B - M	●	●				
1's Complement	COM							63	6	2	73	6	3				M → M	●	●			R	S
	COMA													43	2	1	A → A	●	●			R	S
	COMB													53	2	1	B → B	●	●			R	S
Decimal Adj. A	DAA													19	2	1	Adj binary sum to BCD	●	●				
Decrement	DEC							6A	6	2	7A	6	3				M - 1 → M	●	●				●
	DECA													4A	2	1	A - 1 → A	●	●				●
	DECB													5A	2	1	B - 1 → B	●	●				●
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A ⊕ M → A	●	●			R	●
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M → B	●	●			R	●
Increment	INC							6C	6	2	7C	6	3				M + 1 → M	●	●				●
	INCA													4C	2	1	A + 1 → A	●	●				●
	INCB													5C	2	1	B + 1 → B	●	●				●
Load Acmltrs	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3				M → A	●	●			R	●
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	●	●			R	●
Load Double	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3				M:M + 1 → D	●	●			R	●
Logical Shift, Left	LSL							68	6	2	78	6	3					●	●				
	LSLA													48	2	1		●	●				
	LSLB													58	2	1		●	●				
	LSLD													05	3	1		●	●				
Shift Right, Logical	LSR							64	6	2	74	6	3					●	●	R			
	LSRA													44	2	1		●	●	R			
	LSRB													54	2	1		●	●	R			
	LSRD													04	3	1		●	●	R			
Multiply	MUL													3D	10	1	A × B → D	●	●	●	●	●	●
2's Complement (Negate)	NEG							60	6	2	70	6	3				00 - M → M	●	●				
	NEGA													40	2	1	00 - A → A	●	●				
	NEGB													50	2	1	00 - B → B	●	●				
No Operation	NOP													01	2	1	PC + 1 → PC	●	●	●	●	●	●
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3				A + M → A	●	●			R	●
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	●	●			R	●
Push Data	PSHA													36	3	1	A → Stack	●	●	●	●	●	●
	PSHB													37	3	1	B → Stack	●	●	●	●	●	●
Pull Data	PULA													32	4	1	Stack → A	●	●	●	●	●	●
	PULB													33	4	1	Stack → B	●	●	●	●	●	●
Rotate Left	ROL							69	6	2	79	6	3					●	●				
	ROLA													49	2	1		●	●				
	ROLB													59	2	1		●	●				
Rotate Right	ROR							66	6	2	76	6	3					●	●				
	RORA													46	2	1		●	●				
	RORB													56	2	1		●	●				
Subtract Acmltr	SBA													10	2	1	A - B → A	●	●				
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				A - M - C → A	●	●				
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	●	●				
Store Acmltrs	STAA				97	3	2	A7	4	2	B7	4	3				A → M	●	●			R	●
	STAB				D7	3	2	E7	4	2	F7	4	3				B → M	●	●			R	●
	STD				DD	4	2	ED	5	2	FD	5	3				D → M:M + 1	●	●			R	●
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3				A - M → A	●	●				
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3				B - M → B	●	●				
Subtract Double	SUBD	83	4	3	93	5	2	A3	6	2	B3	6	3				D - M:M + 1 → D	●	●				
Transfer Acmltr	TAB													16	2	1	A → B	●	●			R	●
	TBA													17	2	1	B → A	●	●			R	●
Test, Zero or Minus	TST							6D	6	2	7D	6	3				M - 00	●	●			R	R
	TSTA													4D	2	1	A - 00	●	●			R	R
	TSTB													5D	2	1	B - 00	●	●			R	R

The condition code register notes are listed after Table 12

**MOTOROLA** Semiconductor Products Inc.