



PERIPHERAL PORT TIMING (Refer to Figures 1 and 2)

Characteristics	Symbol	Min	Typ	Max	Unit
Peripheral Data Setup Time	t_{PDSU}	200	—	—	ns
Peripheral Data Hold Time	t_{PDH}	200	—	—	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Ports 1, 2	t_{PWD}	—	—	350	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	t_{CMOS}	—	—	2.0	μ s

FIGURE 1 — DATA SETUP AND HOLD TIMES
(MPU READ)FIGURE 2 — DATA SETUP AND HOLD TIMES
(MPU WRITE)

NOTES:

1. 10 k pullup resistor required for port 2 to reach 0.7 V_{CC} .
2. Not applicable to P21.

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 3 — CMOS LOAD





FIGURE 4 — TIMING TEST LOAD PORTS 1, 2, 3, 4



$C = 90$ pF for P30-P37, P40-P47, R/ \overline{W}
 $= 30$ pF for P10-P17, P20-P24, BA
 $R = 24$ k Ω for P10-P17, P20-P24,
P30-P37, P40-P47, R/ \overline{W} , BA

